

Compal Confidential

Broadwell M/B Schematics Document


Intel ULV Processor with DDRIII

Date : 2015/01/31

Version 0.3

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-C701P
				Date: Saturday, January 31, 2015	Rev 0.1
				Sheet 1 of 61	

File Name : AHL50 / ABL52
LA-C701P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-C701P
				Date:	Saturday, January 31, 2015
				Sheet	2 of 61
				Rev	0.1

Power rail	Control (EC)	Source (CPU)
+RTCVCC	X	X
VIN	X	X
BATT+	X	X
B+	X	X
+VL	X	X
+3VL	X	X
+5VALW	EC_ON	X
+3VALW	EC_ON	X
+3VALW_EC	EC_ON	X
+3V_PCH	PCH_PWR_EN	X
+1.35V_VDDQ	SYSON	PM_SLP_S5#/PM_SLP_S4#
+5VS	SUSP#	PM_SLP_S3#
+3VS	SUSP#	PM_SLP_S3#
+1.5VS	SUSP#	PM_SLP_S3#
+1.05VS	SUSP#	PM_SLP_S3#
+0.6V_0.675VS	SUSP#	
+VCC_CORE	X	VR12.5_VR_ON

@ is NO SMT part (empty)

@EMI@, @ESD@, @RF@ : Reserve , don't pop.

RF@ : RF team request, must add.

EMI@ : EMI team request, must add.

ESD@ : ESD team request, must add.

SPI@ : SPI ROM request

LVDS@ : Support LVDS panel.

eDP@ : Support eDP panel

DIS@ : for AMD EXO

UMA@ : for UMA only

TP@ : TP SMBus

XTAL@ : for HSW SMT in DB phase only

GCLK@ : Support GCLK

GCLKUMA@ : UMA


GCLKDIS@: DIS

8111@ : for LAN giga

8166@ : for LAN 10/100

<USB2.0 port>

USB2.0 port	DESTINATION	
	UMA	Dis
0	USB 2.0/3.0(left side)	USB 2.0/3.0(left side)
1	USB 2.0(left side)	USB 2.0(left side)
2	USB 2.0(right side)	USB 2.0(right side)
3	WLAN/BT	WLAN/BT
4	Camera	Camera
5	Touch screen	Touch screen
6	Card reader	Card reader
7	X	X



<PCI-E,SATA,USB3.0>

Lane#	USB3.0	DESTINATION	
		UMA	Dis
0		USB3.0	USB3.0
1			

Lane#	SATA	DESTINATION	
		UMA	Dis
0		HDD	HDD
1		ODD	ODD
2		WLAN	WLAN

Lane#	PCI-E REQ	DESTINATION	
		UMA	Dis
0		LAN	LAN
1		X	X
2		WLAN	WLAN
3		X	GPU
4		PU	PU
5		PU	PU

Lane#	PCI-E	DESTINATION	
		UMA	Dis
0			
1			
2			
3		LAN	LAN

Lane#	PEG	DESTINATION	
		UMA	Dis
0			
1			
2			
3			GPU

Board ID control

15"	DB	SI	PV	MV
UMA RK4	0 ohm	15K ohm	27K ohm	43K ohm
DIS RK4	12k ohm	20k ohm	33k ohm	56k ohm

Thermal Sensor

CPU internal : PECI protocol


PCH internal : 0x90


GPU internal : 0x82

CPU external : 0x98

GPU external : 0x98


Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List	
Size		Document Number		Rev	
Custom		LA-C701P		0.1	
Date:		Saturday, January 31, 2015		Sheet 3 of 61	









Interleaved Memory




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Document Number	LA-C701P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Saturday, January 31, 2015		Sheet 5 of 61		Rev 0.1	







SPI ROM (8MByte)

EON	SA000046400	S	IC	FL	64M	EN25Q64-104HFP	SOP	8P
MXIC	SA000068100	S	IC	FL	64M	MX25L6473M2I-10C	SOP	8P
WINBOND	SA000030A30	S	IC	FL	64M	W25Q64FVSSQ	SOTIC	8P
Micron	SA000055100	S	IC	FL	64M	N25Q004A13ESECDF	SOP	8P





Security Classification	Compal Secret Data	Document Number	LA-C701P
Issued Date	2011/06/29	Deciphered Date	2011/06/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	0.1
		Date	Saturday, January 31, 2015
		Sheet	7 of 61










(L)






+1.05V9



te: Saturday, January 31, 2015 Sheet 11 of 6



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/27	Deciphered Date	2011/05/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				LA-C701P	
Date: Saturday, January 31, 2015		Sheet 13 of 61			





Security Classification	Compal Secret Data			Compal Electronics, Inc. RSVD/CFG		
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C701P	0.1
				Date:	Saturday, January 31, 2015	Sheet 14 of 61





Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	<div>DDR3L DIMM0</div>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number <div>LA-C701P</div>
				Date:	Saturday, January 31, 2015 <div> Sheet 15 of 61 <div>Rev 0.1</div> </div>

DDR3L VREF






- <11,15,16,34,4,49> +1.35V_VDDQ
- <15,16> +V_VDDR_REFA_CA
- <5> +V_SM_VREF_CNT
- <5> +V_VDDR_REFA_R
- <15> +V_VDDR_REFA_DQ
- <16> +V_VDDR_REFB_DQ

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	DDR3L VREF
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Saturday, January 31, 2015	0.1
				Sheet	17 of 61








SWR / LDO Mode select		
	LDO	SWR
2132S	Do not support	mount LT7
2132N	Use 0 ohm	mount LT7

※ If use 2132N, please select LDO mode as default.








<RTS2132>
<EC CTRL>




PD 100K on LVDS page

<RTS2132>
<EC CTRL>



PD 100K on LVDS page

<RTS2132>
<EC CTRL>







	PIN15	PIN16
2132S	TL_ENVDD	Accept voltage input (high level)
2132R	+LCD_VDD *	3.3V
2132R		1.5~3.3V

* Version R internal Power Switch, can output 1A, Rds(on)=0.2 ohm



* Version R has internal level shifter, remove level shifter circuit on AMD platform

Different between 2132S and 2132R	
2132S	2132R
1. Support SWR mode	1. Support LDO mode and SWR mode
	2. Internal ROM
	3. Support LCD_VDD(internal Power switch)
	4. Integrates Level shifter





Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/3/1	Deciphered Date	2015/3/1	Title	LVDS Translator-RTD2132N	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LA-C701P	D.1	
						Date	Saturday, January 31, 2015	Sheet 18 of 61






Camera



LCD/LED PANEL Conn.






Touch Screen






Security Classification	Compal Secret Data	Document Number	LA-C701P
Issued Date	2013/02/26	Deciphered Date	2015/07/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Compal Electronics, Inc. LVDS Connector Size: 19 of 61 Date: Saturday, January 31, 2015	

<CPU>




SI : EMI request to modify HDMI schematic.



Layout notes
40 mils
W=40mils



DB phase :
For ESD request
20141117







HDMI Conn.





Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	HDMI Conn/Level shift	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-C701P	Rev 0.1
				Date	Sheet
				Saturday, January 31, 2015	20 of 61

DP to CRT converter


For Power consumption Measurement





PV-R38 change power for SVTP 3-9.



PV : Remove Buffer. 2015-01-27



Layout notes
R61,R62,R58,R59 close to RTD2168
R55,R57,R60,R56 close to CONN






Mode Configure Table(Power On Latch)

	POL1_SDA(PIN22)	
	0	1
POL2_SCL(PIN23)	0	X
	1	ROM ONLY MODE
		EEPROM MODE


RTD2168 Supports three operation mode for system design.
Reserve 4.7K resistor pull high/low for mode selection

ROM ONLY Mode : PIN22 pull low, PIN23 pull high
EP Mode : PIN22 pull high, PIN23 pull low
EEPROM Mode : PIN22 pull high, PIN23 pull high






PV:RA27,RA28 change to 0-ohm shortpad




COMBO AUDIO JACK



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/04	Deciphered Date	2015/01/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AUDIO ALC3227-CG
Size	C	Document Number	LA-C701P	Rev
Date:	Saturday, January 31, 2015	Sheet	23	of 61

+5VALW TO +5VS




+3VALW TO +3VS

+1.05V TO +1.05VS



+1.05V TO +V1.05DX_MODPHY




<11,12,25,28,34,37,50,51> +1.05VS
<12> +1.05V
<10,11,12,36,4,6,7,9> +3V_PCH


<1> +1.05VS
<2> +1.05V
<3> +3V_PCH

<12,15,16,18,19,20,21,22,23,25,27,31,32,33,34,35,36,37,56,6,7,8,9> +3VS
<15,19,26,29,30,32,34,37,48,49,56> +5VALW
<12,19,22,25,26,28,29,32,37,48,50,53,56,7> +3VALW
<12,34> +1.05VS_MODPHY

<1> +3VS
<2> +5VALW
<3> +3VALW
<4> +1.05VS_MODPHY





+3VALW TO +3V_PCH




Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2011/06/29		Deciphered Date		2011/06/29		Title	
								DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	
								Document Number	
								LA-C701P	
								Rev	
								0.1	
Date:								Saturday, January 31, 2015	
Sheet								24 of 61	

TP Button BD Connector




Keyboard conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	KB/TP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C701P
				Date:	Saturday, January 31, 2015
				Sheet	26 of 61
				Rev	0.1

TPM2.0



Screw Hole



Security Classification		Compal Secret Data		Title	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	TPM/Screw	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-C701P	0.1
Date: Saturday, January 31, 2015				Sheet	61


BOM control

Platform	Silego P/N	Compal PN	25MHz(A)	32.768KHz	24MHz(B)	27MHz	8MHz	Remark
Intel ULT UMA	SLG3NB3455VTR	SA00008IQ00	1	1	1	X	X	@
Intel ULT Dis	SLG3NB3456VTR	SA00008J800	1	1	1	1	X	DIS@

Base on A32 32.768KHz use 10ppm, G-CLK 25MHz X'TAL use 10ppm.


<36,37,38,56>	+1.8VS_VGA	○+1.8VS_VGA
<11,12,24,25,34,37,50,51>	+1.05VS	○+1.05VS
<22>	+LAN_VDD_3V3	○+LAN_VDD_3V3
<25,32,46,47,48,6>	+3VL	○+3VL
<12,19,22,24,25,26,29,32,37,48,50,53,56,7>	+3VALW	○+3VALW
<8>	+RTCBATT	○+RTCBATT
<12,6,8>	+RTCVCC	○+RTCVCC

- 20141120 vendor recommend
1. AMD GPU power rail should be 1.8V, please modify +3VS_VGA to AMD GPU power rail.
 2. CG47, CG48, CG49, CG50 and CG51 must placed close to UGCLK1.11, UGCLK1.13, UGCLK1.8, UGCLK1.15 and UGCLK1.2.
 3. Please place RG114, RG109, RG111 and RG113 close to UGCLK1 for impedance matching.
 4. Modify RG114 Symbol from 8 to UGCLK1.
 5. Change RG109 value from 33ohm to 10ohm.
 6. We recommend to add RGxxx and R0yyy for isolated 32.768k and 24M clock tail.
 7. We recommend to add CGxxx, it is reserved for BML.
 8. We recommend to change CG54 Symbol from GCLK# to 8.




- Layout notes
- CG47 Close UGCLK1.11
 - CG48 Close UGCLK1.13
 - CG49 Close UGCLK1.8
 - CG50 Close UGCLK1.15
 - CG41 Close UGCLK1.2

SI phase 20141225
Change YG1 PN to SJ10000FO00



<SI> Change CG59 to 12pf, CG58 to 15pf recommend by vender



- Layout notes
- Please place RG114, RG109, RG111 and RG113 close to UGCLK1 for Impedance matching.

Change RG109 to 10 ohm recommend by vender

- 20141120 add RG115 RG116 isolated GreenCLK tail from vendor suggest


- <CPU> YC1 P6
- <GPU> Y6 P37
- <LAN> YL1 P22
- <CPU> YC2 P7

- Layout notes
- For isolated GreenCLK tail
- RG110 close to Y6 (27M for GPU)
 - RG112 close to YL1 (25M for LAN)
 - RG115 close to YC1 (32.768k for CPU)
 - RG116 close to YC2 (24M for CPU)

- Layout notes
- Place CG57 between UGCLK1 and RG109
- Reserve CG55 for vendor Place between UGCLK1 and RG113


Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2013/06/10	Deciphered Date	2014/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	LA-C701P
		Date	Saturday, January 31, 2015
		Sheet	26 of 61
		Rev	0.1

2.5" SATA HDD




HDD power on sub board.

PV : Change R201,R202 to 0-ohm shortpad.
20150125




SI : Change HDD pin define.
Follow Cocoa. 12/25


2.5" SATA ODD



ODD power on sub board.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	HDD/ODD Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C701P
				Date:	Saturday, January 31, 2015
				Sheet	29 of 61




LM1,LM2 2nd : SM070003K00


LM3 2nd : SM070002J00



USB2.0 port x 1



LM5 2nd : SM070002J00






SI Phase: Add CS22, CS4
20141226

DB Phase
add CS22 reserve
20141113


SI : pop DM2.

USB2.0/USB3.0 port 1






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	USB 3.0/2.0 conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	LA-C701P	0.1
				Date:	Saturday, January 31, 2015	Sheet 30 of 61

Power Button Connector





Layout notes
JPJ9 place Top layer,
JPJ6 place Bottom layer







IO BD Connector (USB2.0,Card reader,HDD & PWR LED) 11/26 change CONN.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	IO CON
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C701P
				Date:	Saturday, January 31, 2015
				Sheet	32 of 61




Security Classification	Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	FAN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number	Rev
					B	LA-C701P	0.1
					Date:	Saturday, January 31, 2015	Sheet 33 of 61




<12,15,16,18,19,20,21,22,23,24,25,27,31,32,33,35,36,37,56,6,7,8,9>	+3VS		+3VS
<15,19,24,26,29,30,32,37,48,49,56>	+5VALW		+5VALW
<12,24>	+1.05VS_MODPHY		+1.05VS_MODPHY
<11,12,24,25,28,37,50,51>	+1.05VS		+1.05VS
<18,19>	+LCDVDD		+LCDVDD
<11,15,16,17,4,49>	+1.35V_VDDQ		+1.35V_VDDQ
<12,6>	+1.05VS_VCCSATA3PLL		+1.05VS_VCCSATA3PLL
<12>	+1.05VS_APPLOPI		+1.05VS_APPLOPI


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/3/1	Deciphered Date	2015/3/1	Title	ESD RSVD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE POSSESSION OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. IN WRITING. THIS SHEET OF THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C701P	0.1
				Date:	Saturday, January 31, 2015	Sheet 34 of 61




Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Date				Saturday, January 31, 2015	Sheet 35 of 61




<15,19,24,26,29,30,32,34,48,49,56>	+5VALW	
<38,54,55>	+VGA_CORE	
<19,20,23,24,25,26,29,33,51,54>	+5VS	
<3,22,24,25,26,28,29,32,48,50,53,56,7>	+3VALW	



370mA (HDMI) No Use GPU Display Port output
188mA (Display Port)



AMD feedback :
Exo ASIC normally is 0.95v ,
can support to 1.05v functionally.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	AMD EXO_Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-C701P	0.1
				Date:	Saturday, January 31, 2015	Sheet 37 of 61

216-0867030 EXO PRO S3


Date:	Saturday, January 31, 2015	Sheet	39	of	61
-------	----------------------------	-------	----	----	----

Memory Partition A - Lower 32 bits


- <39,41> M_DA[63..0] M_DA[63..0]
- <39,41> M_MA[15..0] M_MA[15..0]
- <39,41> M_DQM[7..0] M_DQM[7..0]
- <39,41> M_DQS[7..0] M_DQS[7..0]
- <39,41> M_DQS[7..0] M_DQS[7..0]






<37,38,39,41> +1.5VS_VGA



Memory Partition A - Upper 32 bits







Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Designed Date		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY OR DIVISION OF THE COMPANY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.				POWER SEQUENCE	
				Docuement Number	
				LA-C701P	
Rev		0		Issued Date	

DB build CPU type

UCPU1



i7-5500U BDW
SA000089A00

UCPU1



i3-5005U BDW
SA000083E50

UCPU1



i3 4005U
SA000072Q80

ZZZ004



HY1@
1G Hynix
X7662732L02

ZZZ004



HY2@
2G Hynix
X7662732L01

ZZZ



DAX

DA6001DO000

ZZZ004







SAM2@
2G SAMSUNG
X7662732L03

ZZZ004




SAM1@
1G SAMSUNG
X7662732L04

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/3/1	Deciphered Date	2015/3/1	Title	BOM control	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date:	Saturday, January 31, 2015	Sheet 44 of 61
				LA-C701P		0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2017/10/09	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-C701P
				Date:	Saturday, January 31, 2015
				Sheet	45 of 60
				Rev	0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2017/10/09	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Saturday, January 31, 2015
				Sheet	46 of 60
				Rev	0.1

UMA@PU201
BQ24725ARGRR_QFN20_3P5X3P5

Component Values:

Component	Value
PR201	1M_0402_5%
PR202	3M_0402_5%
PC201	10_0402_1%
PC202	0.1U_0402_25V6
PC203	0.1U_0402_25V6
PC204	0.1U_0402_25V6
PC205	0.1U_0402_25V6
PC206	0.1U_0402_25V6
PC207	0.1U_0402_25V6
PC208	0.1U_0402_25V6
PC209	0.1U_0402_25V6
PC210	0.1U_0402_25V6
PC211	0.047U_0402_25V7K
PC212	1U_0603_25V6K
PC213	1U_0603_25V6K
PC214	10U_0603_25V6K
PC215	0.0402_5%
PC216	0.1U_0402_25V6
PC217	0.1U_0402_25V6
PC218	0.1U_0402_25V6
PC219	0.1U_0402_25V6
PC220	0.1U_0402_25V6
PC221	0.1U_0603_16V7K
PC222	0.1U_0603_16V7K
PC223	0.1U_0603_16V7K
PC224	0.1U_0603_16V7K
PC225	0.1U_0603_16V7K
PC226	0.1U_0603_16V7K
PC227	0.1U_0603_16V7K
PC228	0.1U_0603_16V7K
PC229	0.1U_0603_16V7K
PC230	0.1U_0603_16V7K
PC231	0.1U_0603_16V7K
PC232	0.1U_0603_16V7K
PC233	0.1U_0603_16V7K
PC234	0.1U_0603_16V7K
PC235	0.1U_0603_16V7K
PC236	0.1U_0603_16V7K
PC237	0.1U_0603_16V7K
PC238	0.1U_0603_16V7K
PC239	0.1U_0603_16V7K
PC240	0.1U_0603_16V7K
PC241	0.1U_0603_16V7K
PC242	0.1U_0603_16V7K
PC243	0.1U_0603_16V7K
PC244	0.1U_0603_16V7K
PC245	0.1U_0603_16V7K
PC246	0.1U_0603_16V7K
PC247	0.1U_0603_16V7K
PC248	0.1U_0603_16V7K
PC249	0.1U_0603_16V7K
PC250	0.1U_0603_16V7K
PC251	0.1U_0603_16V7K
PC252	0.1U_0603_16V7K
PC253	0.1U_0603_16V7K
PC254	0.1U_0603_16V7K
PC255	0.1U_0603_16V7K
PC256	0.1U_0603_16V7K
PC257	0.1U_0603_16V7K
PC258	0.1U_0603_16V7K
PC259	0.1U_0603_16V7K
PC260	0.1U_0603_16V7K
PC261	0.1U_0603_16V7K
PC262	0.1U_0603_16V7K
PC263	0.1U_0603_16V7K
PC264	0.1U_0603_16V7K
PC265	0.1U_0603_16V7K
PC266	0.1U_0603_16V7K
PC267	0.1U_0603_16V7K
PC268	0.1U_0603_16V7K
PC269	0.1U_0603_16V7K
PC270	0.1U_0603_16V7K
PC271	0.1U_0603_16V7K
PC272	0.1U_0603_16V7K
PC273	0.1U_0603_16V7K
PC274	0.1U_0603_16V7K
PC275	0.1U_0603_16V7K
PC276	0.1U_0603_16V7K
PC277	0.1U_0603_16V7K
PC278	0.1U_0603_16V7K
PC279	0.1U_0603_16V7K
PC280	0.1U_0603_16V7K
PC281	0.1U_0603_16V7K
PC282	0.1U_0603_16V7K
PC283	0.1U_0603_16V7K
PC284	0.1U_0603_16V7K
PC285	0.1U_0603_16V7K
PC286	0.1U_0603_16V7K
PC287	0.1U_0603_16V7K
PC288	0.1U_0603_16V7K
PC289	0.1U_0603_16V7K
PC290	0.1U_0603_16V7K
PC291	0.1U_0603_16V7K
PC292	0.1U_0603_16V7K
PC293	0.1U_0603_16V7K
PC294	0.1U_0603_16V7K
PC295	0.1U_0603_16V7K
PC296	0.1U_0603_16V7K
PC297	0.1U_0603_16V7K
PC298	0.1U_0603_16V7K
PC299	0.1U_0603_16V7K
PC300	0.1U_0603_16V7K
PC3	

BQ24735A V2.mdd

	Vin Dectector		
	Min.	Typ	Max.
L-->H	17.16V	17.63V	18.12V
H-->L	16.76V	17.22V	17.70V

$VILIM = 20 \cdot ILIM \cdot Rsr$
 $ILIM = 3.3 \cdot 100 / (100 + 620) / 20 / 0.01$
 $= 2.29 \text{ A}$

```

**Design Notes**
#For 65 /90W system, 3S1P/3S2P battery
Maximum Charging current 3.5A
Battery discharge power 55W.
#Register Setting
1. 0X12 bit8 set 0 (default 1) to disable IFAULT HI if add ISN choke
2. 0X12 bit3 set 1 (default 0) to enable turbo boost function
3. Disable turbo when AC only
#Circuit Design
1. ACOK,ILIM pull high voltage need base on 3/5V enable control
2. Use 10X10 choke and 3X3 H/L side MOSFET
    Charge current 3.5A
    Power loss : 1.82W
    Power density : 0.81 (15X15)
3. If use 4S per cell 4.35V battery, need additional circuit
for ACDET(PR218/PR220/PR222 change to 0.1%, parallel resistors
with PR222 for ACDET setting)
4. PC223 2200p is for quick response when AC plug out.
5. For hybrid design, need double check PQ202,PQ203,PQ204,PQ205 component rating
#Protect function
1. ACOPP : ACDET voltage > 3.14V
2. Charger timeout : No communication within 175s(default)
3. ACOC : 3.33 X Input current DAC setting(default)
4. CHGOC : 3/4.5/6A based on current current setting
5. BATOV : 103-106%
6. BATLOW : 2.5V
7. TCHUT : 155s
8. IFAULT HI : 750mV (default)
9. IFAULT LOW : 110mV (default)

```


Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>				
Issued Date		2014/07/02	Deciphered Date	2012/07/02	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					<i>PWR-CHARGER</i>			
					Size	Document Number	Rev	6.1
					<i>Common Circuit</i>			
Date:		Saturday, January 31, 2015		Sheet	47 of 60			

Module model information

RT8243A_V1.mdd

ENTRIPx adjustment range: 0.5V-3V,
floating or over 4.5V will shutdown channel.

ENLDO (V)	ENM (V)	ENTRIP1 (V)	ENTRIP2 (V)	LDO5	LDO3	+5VALW	+3VALW
Low	Low	X	X	Off	Off	Off	Off
">1.6V" =>High	Low	X	X	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	Off	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	On	On	On	Off	On
">1.6V" =>High	">2.3V" =>High	On	On	On	On	On	On
">1.6V" =>High	">2.3V" =>High	On	Off	On	On	On	Off



ENLDO threshold ON: 1.2min 1.6typ 2max
OFF: 0.9min 0.95typ 1max

B+ threshold ON: 5.19min 6.92typ 8.65max
OFF: 3.89min 4.11typ 4.33max

VIN rising threshold: 5.1typ 5.5max
falling threshold: 3.5min 4.5max

+3.3VALWP Ipeak=4.26A ; Imax=3A
Delta I=1.583A=>1/2Delta I=0.7915A
Rds(on)=11.6m ohm(max) ; Rds(on)=9.1m ohm(typical)
OCP = 9.41A-11.8A

TDC:4.31A Fsw:375KHz
H-MOS PD:0.3736W ΔT:12°C
L-MOS PD:0.2713W ΔT:7.9°C
Choke PD:1.5158W ΔT:24°C
OVP margin for Vos:8% @ 330uF cap, 6% @ 220uF

5V=375KHz 3V=400KHz (Vin=12 - 25v)
(By Rton= 56K ohm)

+5VALWP Ipeak=9.26A ; Imax=6.5A
Delta I=2.694A=>1/2Delta I=1.347A
Rds(on)=11.6m ohm(max) ; Rds(on)=9.1m ohm(typical)
OCP =11.1A-13.8A


TDC:4.9A Fsw:321KHz
H-MOS PD:0.4173W ΔT:13.4°C
L-MOS PD:0.3442W ΔT:10°C
Choke PD:1.9613W ΔT:30°C
OVP margin for Vos:9% @ 330uF cap, 8% @ 220uF

Module model information

RT8207M_V1.mdd For Single layer
RT8207M_V2.mdd For Dual layer

Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A



+1.35VP Ipeak=7.4A ; Imax=6A
Delta I=2.2A=>1/2Delta I=1.1A (F=521K Hz)
Rds(on)=11.6m ohm(max) ; Rds(on)=9.1m ohm(typical)

OCP = 11A-13.7A

Choke: 7x7x3
Rdc=8.3mohm(Typ), 10mohm(Max)

Switching Frequency: 285kHz
Ipeak=10A
Iocp=13A
OVP: 110%-120%
VFB=0.75V, Vout=1.3545V


Mode	Level	+0.675VSP	VTTREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Title	RT8207P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	Rev 0.1
				Date	Saturday, January 31, 2015
				Sheet	49 of 60

Module model information

SY8003_V2.mdd



Security Classification		Compal Secret Data							
Issued Date		2011/06/13		Deciphered Date		2012/06/13		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SY8003	
								Size Custom	Document Number
Date:		Saturday, January 31, 2015				Sheet 50 of 60			

Module model information:
ISL95813_V1A for IC module
ISL95813_V1B for SW module

Base on BDW PDDG Rev_0_73

Location	15W	28W	Note
	TDC 14A MAX 32A OCP 39A Loadline=-2.0mv/A	TDC 19A MAX 40A OCP 48A Loadline=-2.0mv/A	
PR89	287 Ohm	348 Ohm	OCP
PR85	1.27kOhm	1.58kOhm	Droop
PC88	0.033uF	0.01uF	RC Match
PR72	90.9kOhm	113kOhm	PROG1
PR75	95.3kOhm	95.3kOhm	IMON
PC83	0.1uF (0402)	0.1uF (0402)	RC Filter

H-side MOS: MDV1525URH
Rds(on):
<10.1mohm@Vgs=10V
<14.0mohm@Vgs=4.5V
Id :24A@Vgs=10V

L-side MOS: MDU1511RH
Rds(on):
<2.4mohm@Vgs=10V
<3.3mohm@Vgs=4.5V
Id :100A@Vgs=10V

Choke: 0.15UH (Size:7*7*4)
Rdc=0.66mohm +-7%
Heat Rating Current=36A

+1.05VS

Follow intel guideline

Note:
VR_SVID_ALRT# Pull high on HW side

<1> VR_SVID_DAT

<1> VR_SVID_ALRT#

<1> VR_SVID_CLK

<1> VR_ON

<1> VGATE

Note:
VR_HOT# Pull high on HW side

<2> VR_HOT#

Over temperature protection:
OTP Setting: 100C active
Pin5 (NTC) voltage <0.88V, Protect
Pin5 (NTC) voltage >0.92V, recovery

<1> VCCSENSE

<1> VSSSENSE

Local sense put on HW site

Note:
PR72=90.9K
=>Icc(max)=33A
fsw=700KHz

Note:
PR81=124K
=>Slew rate=53mV/us
Vboot = 1.7V

RC Match

OCP Setting

20150107
change PC88 PN
from SE0000060M8 to SE000006000

CPU_B+

+19.5VB

+VCC_CORE




123

ISL95813 for BDW-Y&U(15W/28W) CPU


LA-C701P

Date: Saturday, January 31, 2015 Sheet 51 of 60



BDW-U 15W
220uF × 1
22uF × 7
2.2uF × 1


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-C701P
				Date	Saturday, January 31, 2015
				Sheet	52 of 60



Module model information



SYX196D_v3.mdd


EN pin don't floating
If have pull down resistor at HW side, pls delete PR702




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/09/09	Deciphered Date	2016/09/30	Title	+1.5VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Date: Saturday, January 31, 2015					Sheet 53 of 60

	AMD MARS series				AMD SUN series			Description
	LP: DDR3 ProXT/XTX: GDDR5				UL: DDR3 ProXT/XTX: GDDR5			
GPU	MARS TXX	MARS XT	MARS PRO	MARS LP	SUN UL	SUN PRO	SUN XT	NA
VDDC	0.775~1.175V	0.775~1.125V	0.775~1.050V	0.775~1.000V	0.775~1.125V	0.800~1.075V	0.800~1.150V	NA
TDC	32A (TDC)	25A (TDC)	21A (TDC)	17A (TDC)	16A (TDC)	19A (TDC)	25A (TDC)	NA
EDC	48A	37.5A	31.5A	26A	24A	28.5A	37.5A	NA
OCF	57.6A	45A	37.8A	31.2A	28.8A	34.2A	45A	NA
Vboot	0.85V	0.85V	0.85V	0.85V	0.9V	0.9V	0.9V	NA
Load line	1mohm	1mohm	1mohm	*****	*****	*****	1mohm	NA
Ri PR860	1.13K Ohm	887 Ohm	750 Ohm	*****	*****	*****	887 Ohm	for OCP and LoadLine Setting
Rdroop PR842	1.43K Ohm	1.13K Ohm	953 Ohm	*****	*****	*****	1.13K Ohm	for LoadLine Setting
PR844	187K Ohm	147K Ohm	124K Ohm	*****	*****	*****	147K Ohm	for Compensation
PR847	51.1K Ohm	51.1K Ohm	51.1K Ohm	*****	*****	*****	51.1K Ohm	for Positive offset

Security Classification	Compal Secret Data			
Issued Date	2013/01/03	Deciphered Date	2013/01/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date	Saturday, January 31, 2015	Sheet	54	of 61




+VGA_CORE



GPU 18W
560U x 3
10uF x 7
2.2uF x 16
1uF x 4

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2016/09/30	Title VGA CHIP DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number LA-C701P
Date: Saturday, January 31, 2015				Rev 0.1
Sheet 55 of 60				

Version change list (P.I.R. List)									
Item		Date	Fixed Issue	Reason for change	Modify List			Phase	
1		change size		use common part for 7x7	change PL202 size from 10x10 to 7x7			SI	
2		change part		no need 0ohm	PR224 and PR225 change from 0ohm to short pad			SI	
3		change part		HW request	Change R, C value PR106 100k => 16.9k PR109 47k => 10k PC116 0.1U => 0.22U			SI	
4		change part		Change PN	PC88 from SE0000060M8 to SE000006000			PV	
5		20150129		for lose dGPU issue	unmount PC801			PV	



Version change list (P.I.R. List)

Item	Date	Fixed Issue	Reason for change	Modify List	Phase
1	2014-11-25		A32 request	[A32] Reserve XDP circuit	DB
2	2014-11-25		A32 request	[A32] Reserve SMBUS from CPU to TP module	DB
3	2014-11-25	BDW CPU ESD issue	BDW CPU ESD issue solution	[Compal] Reserve Capx19 & Varistor x13 for BDW CPU ESD issue	DB
4	2014-11-25	[HP] Reserve XDP circuit	A32 request	[A32] eDP to VGA solution Sanrio--ITE IT6513 Candy--RTD2168	DB
5	2014-11-25		A32 request	[A32] KBC solution solution Sanrio--ENE KBC9012 Candy--ENE KBC9022	DB
6	2014-11-25		reduce component	[Compal] Remove WLAN LED circuit ,use KBC GPIO	DB
7	2014-11-25		A32 request	[A32] reserve TPM 1.2 & 2.0 TPM 1.2--SLB9665 TPM2.0--SLB9660	DB
8	2014-11-25		reduce component	[Compal] ODD load switch Sanrio use single load switch Candy use dual load switch	DB
9	2014-11-25		A32 request	[A32I] Change WLAN connector Sanrio--mini card Candy--M.2 Conn	DB
10	2014-11-25		reduce component	[Compal] Sanrio use power switch for Fan control , Candy use PWM control from KBC	DB
11	2014-11-25		A32 request	[A32] Card reader solution Sanrio--RTS5239 Candy--RTS5141	DB
12	2014-11-25		A32 request	[A32] GPU solution Sanrio--Nvidia N15V-GM (17W) Candy--AMD Exo pro (18W)	DB
13	2014-11-25		reduce component	[Compal] +3VS to +3VS_VGA from dual load switch to single load switch +1.8VS_VGA power direct support	DB
14	2014-12-14		For LAN 1V regout	[Compal] Pop LL3	SI
15	2014-12-14		For fine turn DGPU power sequence	[Compal] Change C4122 value from 0,01u to 0.22u	SI
16	2014-12-14		For fine turn DGPU power sequence	[Compal] Change R4109 value from 200K to 6.98K	SI
17	2014-12-14		For fine turn DGPU power sequence	[Compal] Change C4109 value from 0,01u to 0.027u	SI
18	2014-12-14		Modify WLAN PCIE CLK request channel	[Compal] Modify WLAN CLK request channel from 2 to 5.	SI

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date				Deciphered Date									
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title							
						HW PIR List							
						Size B	Document Number			LA-C701P		Rev	0.1
						Date:		Saturday, January 31, 2015		Sheet	60	of	61

Version change list (P.I.R. List)

Item	Date	Fixed Issue	Reason for change	Modify List	Phase
19	2014-12-14		Modify DGPU PCIE CLK request channel	[Compal] Modify DGPU CLK request channel from 3 to 4.	SI
20	2014-12-14		Modify LAN PCIE CLK request channel	[Compal] Modify LAN CLK request channel from 0 to 2.	SI
21	2014-12-23		HP request add thermal sensor for CPU PCB.	[Compal]Add CPU external Thermal sensor at EC_SMB_CK2/DA2.	SI
22	2014-12-23		CPU and GPU thermal sensor can't on the same bus.	GPU thermal sensor change to EC_SMB_CK3/DA3	SI
23	2014-12-23		Modify EC co-lay pin117 & 124.		SI
24	2014-12-24		EMI request to change HDMI schematic.		SI
25	2014-12-25		Reserved +5VS Touch power.		SI
26	2015-01-26		BIOS request.	Add pull-up at PCIECLKREQ1#	PV
27	2015-01-27		SVTP 3-9 fail.	R38 power change to +HDMI_CRT_5V , L7,L8,L9 change P/N.	PV
28	2015-01-27		SVTP 3-9 fail.	Remove Hsync,Vsync Buffer footprint.	PV
29	2015-01-28		Reserved for test.	Reserved 0 ohm on ODD_PLUG# , between CPU and ODD.	PV
210	2015-01-30		EMI request	Add 680p at PWR_LED#	

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		Deciphered Date		Title		
				HW PIR List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev
				LA-C701P		0.1
Date:				Saturday, January 31, 2015		Sheet 61 of 61